Interconnection networks are a natural result of advances in computer technology that brought about demands for improved system performance. As computer systems evolved from the batch-processing models of the 1960's to the time-sharing models of the 1970's, their evolution was basically confined within the von Neumann architectural model, with hardware costs being a signifi-
cant limiting factor. However, contemporary IC technology is creating an entirely new atmosphere; it is now economically feasible to construct a multiple-processor computer system by interconnecting a large number of off-the-shelf processor and memory modules. In addition, because of today's increased performance requirements, the number of functional modules (homogeneous or heterogeneous) in the multiple-processor system normally keeps rising as the domain of applications grows. Trying to counter this trend presents quite a challenge to computer architects.
Two facts immediately present themselves. First In the first article, Feng begins by examining decisions that a designer has to make in order to have a costeffective interconnection network, and then presents the results of surveys on these design decisions. He looks at major research efforts on interconnection networks performed during recent years, and then places these networks into two categories: synchronous and asynchronous. In the synchronous category, interconnection networks are designed to align data that is either accessed from memory modules or located in the local registers of processing elements so that a parallel algorithm can be executed in an efficient sequence. This synchronous processing is sometimes referred to as single-instructionmultiple-data stream, or SIMD, processing. In the asynchronous category, interconnection networks are designed to facilitate a processing mode of multipleinstruction-multiple-data stream, or MIMD. Feng mentions publications dealing with network control strategies (e.g. central and distributed controls), switching methodologies (e.g. circuit and packet switchings), and various network topologies, and also points out some issues for further research. surements on the performance of a class of multistage interconnection networks used in the asynchronous (MIMD) environment. The class of multistage interconnection networks they discuss is a set of interconnection networks, each which has full connection capability(i.e., there is a connection path which can be established for an arbitrary input-output pair). The networks have log,N stages of switching elements, where N and n are network size and switching element size, respectively. The state of the networks can be dynamically reconfigured to better fit particular processing needs by properly setting the switching elements. Some very well-known networks-baseline, delta, omega, cube, etc.,-fall into the class of interconnection networks.
Barnes and Lundstrom describe a distributed-controlled, circuit switching baseline network, which is intended for use in a numerical aerodynamic simulator processing system. The network, which has 1024 ports in both sides, accepts requests from processors and establishes bidirectional connections to memory. The time required to establish a connection is estimated at 120 ns, which matches well with its memory cycle time of 240 ns. The simulation evaluation shows that the network is more than adequate for a particular set of real-time applications.
Next, Dias and Jump present analytic and simulation results of a delta network used in an asynchronous packet switching environment. Throughput and delay of data packets are used to measure the network's performance. They 
